

FIG. 3A





FIG. 3B






FIG. 5




FIG. 6A




FIG. 6B 36




FIG. 7




FIG. 8









FIG. 9A















FIG. 17A






FIG. 18





FIG. 19






FIG. 21




FIG. 22A




FIG. 22B




FIG. 23A

TO SUBSEQUENT BSR






FIG. 23B


TO SUBSEQUENT BSR



FROM PRECEDING BSR

FIG. 24 PRIOR ART





SCAN-OUT FIG. 26 PRIOR ART TEST MODE SIGNAL SCAN-IN CLOCK

FIG. 27 PRIOR ART

